In this work, a D-band imaging detector has been developed in a 65-nm CMOS technology for high frequency imaging application. The circuit was designed based on the resistive self-mixing of MOSFET devices. The fabricated detector exhibits a maximum responsivity of 400 V/W and minimum NEP of 100 pW/Hz 1/2 at 145 GHz. The chip size is 400 μm×450 μm including the probing pads and a balun, while the core of the circuit occupies only 150 μm×100 μm.
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